P. 01

EV182656601

RECEIVED
CENTRAL FAX CENTER

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

JUN 3 0 2004

Application Serial Number	
Filing Date April 14, 1999	
Inventor Salman Akram et al.	Ø.
Minn Taskadan In	
Assignee Micron Technology, Inc.	<u> </u>
Group Art Number	G-1/4
Examiner . , . ,	
BAIOD 4474	B
Attorney's Docket No	
Title: Methods of Forming a Transistor Gate	
The state of the s	

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Reference -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether the submitted reference is prior art.

Respectfully submitted,

Dated: <u>[-01-03</u>

Attorney:

D. Brent Kenady Reg. #40,045

\$:\Mi22\1171\ID15.wpd A2712315N

um PTO-1149		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE				ATTY, DOCKET NO. Mr22-1171	SERIAL 09/292.1	SERIAL NO. 09/292.132		
	LIST OF ART CITED BY APPLICANT								<u></u>	
		(Use several shorts if necessary)			Salman Akrem e. al. FILING DATE - April 14, 1999			GROUP 2812		
				U.S. PATENT DOCUM	ENTS					
Enzmaner Initial		Document Number	Duse	N	ane		Class	Subclass	Filing D If Approp	nie Note
	- 44									
	AB)				•					
	ΑC	·	_							
	AD									
	AE									
	AF									
	дG	<u></u>								
	AH									
	Al		· · · · · ·							
	۸,			 						Ť
	AK	<u> </u>								
	<u> </u>	J—	<u></u>	POREIGN PATENT DOC	UMEN	13	-			
		Document Number	Dute		Country	<u>,</u>	Class	Subclass	Trans Yes	erion No
	AL.						 	<u> </u>		
	AM					·		<u> </u>		
	AN A0	· · · · · ·]		
	مد مد						<u> </u>	<u> </u>	<u> </u>	
			OTHER RE	FERENCES (including Author, T	ide, Dar	e. Partineur Pages. Etc.)				
	AR	Wolf. Ph	D., Stanley, "Silicon Proce	uing for the VLSI Era - Volume 2	: Proces	s Integracion," @1990 Lastic	e Press, pages :	112-213.	_,	
					<u>,</u>	,				
	AS									<u> </u>
	AT									
EXAMINER				DATE CO	NSIDE	RED		•		
			sether or not citation is in co							